1ST 64B CMOS MICROPROCESSOR

ISSCC 1992



A 200MHz 64b Dual-Issue CMOS Microprocessor

THE FIRST 64b microprocessor used not only a wider data path to gain a performance edge but also was able to issue two instructions per cycle, and operated at an unprecedented frequency of 200MHz. Micro-architectural optimization of the logic implementation along with novel latch and clocking schemes were employed, setting a standard for high-frequency chip design that was used as a reference for years afterwards.

D. Dobberpuhl, R. Witek, R. Allmon, R. Anglin, S. Britton, L. Chao, R. Conrad, D. Dever, B. Gieseke, G. Hoeppner, J. Kowaleski, K. Kuchler, M. Ladd, M. Leary, L. Madden, E. McLellan, D. Meyer, J. Montanaro, D. Priore, V. Rajagopalan, S. Samudrala, S. Santhanam
Digital Equipment Corporation, Hudson, MA